

NVIDIA cuQuatum SDKによる GPUステートベクトルシミュレーションの 高速化

森野 慎也, Pr. Math Libraries Engineer, Quantum Computing CUDA Math Libraries Team, NVIDIA

第4回量子ソフトウェアワークショップ: NISQ計算機時代の量子シミュレーションと 量子コンピュータシミュレータ 2023/12/25



Two Most Popular Quantum Circuit Simulation Approaches



State vector simulation

"Gate-based simulation of a quantum computer" Maintain full 2ⁿ qubit vector state in memory Update all states every timestep, probabilistically sample n of the states for measurement

Memory capacity & time grow exponentially w/ # of qubits practical limit around 50 qubits on a supercomputer

Can model either ideal or noisy qubits

"Only simulate the states you need"

GPUs are a great fit for either approach



Tensor networks

Uses tensor network contractions to dramatically reduce memory for simulating circuits

Can simulate 100s or 1000s of qubits for many practical quantum circuits



- Covers common use cases including:
 - Apply gate matrix (facilitates gate fusion)
 - Apply general permutation matrix 2)
 - Apply multi-qubit Pauli rotation 3)
 - Expectation using matrix as observable 4)
 - Expectation on multi-qubit Pauli basis 5)
 - Measurement on a Z-product basis 6)
 - Batched single qubit measurement
 - Sampling 8)
 - State vector accessor 9)
 - 10) Bit swap of the state vector index

cuStateVec

A library to accelerate state vector-based quantum circuit simulation

• APIs are specifically designed for state vector simulators, operating 'in-place' to save memory usage



custatevecStatus_t		
<pre>custatevecApplyMatrix(custatevecHandle_t</pre>		handle,
	void*	sv,
	cudaDataType_t	svDataType,
	const uint32_t	nIndexBits,
	const void*	matrix,
	cudaDataType_t	matrixDataType,
	custatevecMatrixLayout_t	layout,
	const int32_t	adjoint,
	const int32_t*	targets,
	const uint32_t	nTargets,
	const int32_t*	controls,
	const uint32_t	nControls,
	custatevecComputeType_t	computeType,
	void*	extraWorkspace,
	size_t	<pre>extraWorkspaceSizeInBytes);</pre>

apply quantum gates to change the quantum state

Measure and collapse the quantum state, and store result (0 or 1) in the classical register



Platform for quantum computing research

- Accelerate Quantum Circuit Simulators on GPUs Simulate ideal or noisy qubits
- Enable algorithms research with scale and performance not possible on quantum hardware, or on simulators today

cuQuantum General Access available now

- Integrated into leading quantum computing frameworks Cirq, Qiskit, and Pennylane
- C and Python APIs
- Available today at developer.nvidia.com/cuquantum



Stefano Carrazza - Quantum Simulation with Just-in-time Compilation [S41366]

cuQuantum

Quantum Computing Application

Quantum Computing Frameworks

QPU

Agenda

Overview of state vector simulation

Acceleration on single device simulations Acceleration on distributed simulations

$$|\psi\rangle = \sum_{\substack{p=0, i_p \subseteq \{0,1\}}}^{N-1} |i_N|$$

Brute-force exact simulation, basic simulation method State vector size: 2^{nQubits}

State Vector

$|i_{N-1}\rangle \otimes |i_{N-2}\rangle \otimes |i_{N-3}\rangle \otimes \cdots \otimes |i_0\rangle \alpha_{i_{N-1}i_{N-2}i_{N-3}\dots i_0}$

• Quantum state is defined as a vector with elements, $\alpha_{i_{N-1}i_{N-1}}$ Has 2N-dimension Hilbert space. Th entity is an N-dimensional tensor

Binary representation of the index of state vector

$$-2i_{N-3}...i_{0}$$

State vector

Qubits

Quantum circuit

Bits in state vector index

Simulation model

Tensor network

Matrix Product State / **Tensor Train**

Tree Tensor Network / Hierarchical Tucker

From <u>tensornetwork.org</u>

- b_0 State vector
 - α[000] $|0\rangle \otimes |0\rangle \otimes |0\rangle$
 - α[001] $|0
 angle\otimes|0
 angle\otimes|1
 angle$
 - α[010] $|0\rangle \otimes |1\rangle \otimes |0\rangle$
 - α[011] $|0\rangle \otimes |1\rangle \otimes |1\rangle$
 - $|1\rangle \otimes |0\rangle \otimes |0\rangle$
 - $|1\rangle \otimes |0\rangle \otimes |1\rangle$
 - $|1\rangle \otimes |1\rangle \otimes |0\rangle$
 - $|1\rangle \otimes |1\rangle \otimes |1\rangle$
 - α[110] α[111]

Quantum logic gate

2ⁿ x 2ⁿ unitary matrix n: number of target qubits

$$U = \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix}$$

Gate application

 $\begin{pmatrix} \alpha'_{i_{N-1}i_{N-2}\dots\mathbf{0}_{k}\dots i_{0}} \\ \alpha'_{i_{N-1}i_{N-2}\dots\mathbf{1}_{k}\dots i_{0}} \end{pmatrix} = \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix} \end{pmatrix} \begin{pmatrix} u_{00} & u_{01} \\ u_{10} & u_{11} \end{pmatrix}$

Gate matrix application

 $\alpha'_{1...0...11}$ $\alpha'_{1\dots 0\dots 10}$ $\alpha'_{1...0.1}$ $\alpha'_{1\dots 0}$ $\alpha'_{0...0.11}$ $\alpha'_{0...0.10}$ $\alpha'_0 0 0_1$ $\left(\alpha_{0,\ldots0}^{\prime} \ldots 0 \right)^{\prime}$ $\alpha'_{0...1...00}$

$$\alpha_{i_{N-1}i_{N-2}\dots\mathbf{0}_{k}\dots i_{0}}$$

$$\alpha_{i_{N-1}i_{N-2}\dots\mathbf{1}_{k}\dots i_{0}}$$

Quantum computer: Quantum parallelism GPU: Massively-parallel computation (Billions of parallel computation)

Qubits map to the index bits of state vector

Gate Application For 4-qubit state vector

(b) Two qubit gate acting on q_1 and q_1

Agenda

Acceleration on single device simulations

Acceleration on distributed simulations

Overview of state vector simulation

Simulation Timeline

Simulation

Fusing gates to multi-qubit gates

times?

Gate Fusion

Reduce the number of gates, and reduce the number of gate applications

Can simulation be accelerated by a factor of 4.25

NVIDIA H100 SXM

Peak FLOPS: 67 TFLOPS, Mem BW: 3.35 TB State vector : 30 qubits, 8 GiB (complex 64) Time to update state vector : 5.1 ms 8 GiB x 2 [Read and Write] / 3.35 [TB / s] = **5.1 ms**

Computation time Single qubit gate application $14 [FLOP / sv element] * 2^{30} / 67 [TFLOPS] = 0.22 ms$ 5-qubit gate application $254 [FLOP / sv element] * 2^{30} / 67 [TFLOPS] = 4.1 ms$ 6-qubit gate application 510 [FLOP / sv element] * 2³⁰ / 67 [TFLOPS] = 8.2 ms

Gate Fusion Memory bound / Compute bound

constant

Number of target qubits

Up to 5 qubits, Gate application time is

Gate Application Performance of cuStateVec

DGX H100

DGX A100

NVIDIA H100

- H100 is still new qubit gate application

NVIDIA A100

- efficiency

• Up to 5-qubit gate applications are memory-bound

 1 ~ 3 qubit gate application Memory bandwidth reached the hardware limit

We are working to improve performance for 4- and 5-

• Up to 4-qubit gate applications are memory-bound Constantly exceeded 80% of memory bandwidth

Circuit

NVIDIA H100 SXM

NVIDIA A100 SXM

Circuit	# Gates	NVIDIA H100 SXM		NVIDIA A100 SXM	
		# Fused gates	Simulation time [s]	# Fused gates	Simulation time [s]
QFT*	577	18	1.21 **	18	2.30
QAOA*	1650	90	4.85	131	10.7
Quantum Volume depth=30	480	114	6.92	154	12.6

*Gate fusion is applied also for diagonal gate matrices **65 times faster then CPU (qsim on 2 sockets of EPYC 7742)

Simulation Performance 33 qubits, c64

	Gate fusion size	
Λ	5 qubits	
1	4 qubits	

Memory BW

3.35 TB/s

2.04 TB/s

Agenda

Overview of state vector simulation Acceleration on single device simulations

Acceleration on distributed simulations

Utilize memory in multiple GPUs and servers

Allocate big state vector

Interconnect (DGX A100)

- NVLink / NVSwitch
 - Connect GPUs
 - 600 GB/s (Bidirectional)
- Infiniband network
 - GPU-to-GPU direct data transfer
 - 50 GB/s (Unidirectional)

* This slide has been updated after the presentation to be consistent with the results in this section. The original version is moved to the end of this

Distributed State Vector Simulation Motivation

40 Qubit State Vector Distributed to 32 Nodes

Single GPU

- 32 qubits (c128)
- 64 GiB = 16 bytes x 2^{32}

- Equally slice the state vector
 - Allocate a slice on each GPU
- +1 qubits by doubling # GPUs

- 40 qubits with 32 nodes
 - 32 qubits, 64 GiB in device
 - 3 qubits, 8 GPUs / node
 - 5 qubits, 32 nodes

State vector index

Local index bits Global index bits Node/GPU Index (32 ~ 33 qubits)

Distributed State Vector

- Upper limit of single GPU simulation • 64 GiB / A100
- 32 qubits(c128), 33 qubits (c64)

D	is [.]	tri	b	U	te

- Equally slice the state vector
 - Global bits = Device idx bits
 - Local bits = index bits in device

Device 1 Device 2 Device 6 Device 7

Device 0

state vector

Gate Application for Distributed State Vector Example of single qubit gate application

Gate is applied individually in each GPU

b elements in each GPU	GPU O
Assuming 16	GPU 1

sv[0] sv[1] sv[2]

sv[3]

sv[16]

sv[17]

sv[18]

sv[19]

sv[31]

(c) Gate acts on q_4

Gate is applied on two GPUs Access to two GPUs Data transfer happens

Naive execution

Use qubit reordering

Qubit Reordering

• Gates in **Blue** box needs data transfers

Slow gate application

• Move **Blue** box on local index bits Fast gate aplication

"SwapIndexBits" API in libcustatevec

Distributed index bit swap API for multi-process simulation

Index Bit Swap API

Qubit reordering:

- NVLink/NVSwitch
 - 300 GB/[sec•GPU] (unidirectional)
- IB network
 - 12.5 GB/[sec•GPU] (unidirectional)

Index bit Swaps Between Multiple Devices In-place all-to-all data transfer

*actual bit swap patterns depends on circuits. This example assumes that {b0, b1} and {b2, b3} are swapped.

Schedule Swaps of State Vector Segments Manually handling in-place all-to-all transfer

- segments"
- switches.

1st transfer

2nd transfer

3rd transfer

NVIDIA CONFIDENTIAL. DO NOT DISTRIBUTE.

• All-to-all transfer \rightarrow "Pairwise swap of state vector

Utilize full bisection bandwidth in networks with

The Performance of Multi-node Index Bit Swap

40 qubit c128 state vector

NVIDIA CONFIDENTIAL. DO NOT DISTRIBUTE.

Multi-node State Vector Simulator

cusvaer, cuQuantum 22.11

DGX A100 Cluster (NVIDIA SuperPOD)

Utilizing ca. 80 % of bandwidths in all components

- Device memory
- NVLink/NVSwtch
- IB network

3.5x faster than the previous state-of-theart implementation

Performance headroom

- Tensor Core and other H100 features
- Algorithmic optimizations

NVIDIA cuQuantum Appliance

				Welcome Guest $ \smallsetminus $
				Get Container 🗸
iew	Tags	Layers	Security Scanning	Related Collections
/IDIA	cuQuant	um Applianc	e	
e NVIDIA Intum ci imize st	cuQuantun rcuit simula ate vector a	n Appliance is a hi tion. It contains N nd tensor network	ighly performant multi-GP VIDIA's cuStateVec and cu simulation, respectively.	U multi-node solution for JTensorNet libraries which The cuTensorNet library

functionality is accessible through Python for Tensor Network operations. With the cuStateVec libraries, NVIDIA provides the following simulators:

- IBM's Qiskit Aer frontend via cusvaer, NVIDIA's distributed state vector backend solver.
- a multi-GPU-optimized Google Cirq frontend via qsim, Google's state vector simulator.

Prerequisites

Using NVIDIA's cuQuantum Appliance NGC Container requires the host system to have the following installed:

Dookor Engino

- Multi-GPU version of cirq/qsim Simulator
- Multi-node version of Qiskit simulator

https://catalog.ngc.nvidia.com/orgs/ nvidia/containers/cuquantumappliance

